(f)

S&C

1	IN TH	IN THE CLAIMS		
2	1 - 11	Canc	eled	
3	٠.			
4	12.	(Cun	rently Amended) A method of forming a capacitor on a semiconductor substrate	
5		<i>:</i> ·	her with an integrated circuit comprising a plurality of first type circuit devices and	
. 6	•		lity of second type circuit devices, the method including the steps of:	
7		(a)	concurrently forming a capacitor device body and a plurality of first type device	
. 8			bodies in the semiconductor substrate using a first type of dopant material, each	
9			first type device body corresponding to a respective one of the first type circuit	
10			devices;	
11		(b)	concurrently forming a dielectric layer over the capacitor device body and over	
12	eta kan inga K	· á	each first type device body;	
13		(c)	concurrently forming an electrode layer over the dielectric layer in an area define	
14	W		by an upper surface of the capacitor device body and in each respective area	
15			defined by an upper surface of each respective first type device body;	
16		(d)	forming a first lateral region and a second lateral region in the semiconductor	
17			substrate along opposite lateral sides of the capacitor device body and	
18			concurrently forming a respective drain region and a respective source region in	
9			the semiconductor substrate for a number of the second type circuit devices, the	
20			first lateral region and second lateral region being formed using the first type of	
21			dopant material at a level relatively higher than is characteristic of the capacitor	
22			device body;	
23		(e)	forming an insulating layer over the electrode layer, first lateral region, second	
24			lateral region, each respective drain region, and each respective source region;	

electrically connecting the first and second lateral regions to a first supply voltage

1	potential at a first longitudinal end of the capacitor device body; and
2	(g) electrically connecting the electrode layer situated over the upper surface of the
3	capacitor device body to a second supply voltage potential at a second
4	longitudinal end of the capacitor device body opposite to the first longitudinal end
5	of the capacitor device body;
6	(h) forming a buried oxide layer in the semiconductor substrate, the buried oxide
7	layer being formed in an area for the capacitor and in a respective area for each
8	respective circuit device;
9	(i) forming a first set of side oxide regions in the semiconductor substrate for the
.0	capacitor, the first set of side oxide regions bounding the area for the capacitor;
1	(j) forming a respective additional set of side oxide regions in the semiconductor
2	substrate for each respective circuit device, the respective additional set of side
.3	oxide regions bounding the area for the respective circuit device; and
4	(k) wherein the steps of forming the buried oxide layer and each set of side oxide
5.	regions are performed prior to forming the capacitor device body and each first
6 -	type device body.
7	
8 13.	Canceled
9	
0 14.	(Original) The method of Claim 12 wherein the step of forming the first lateral region,
1	second lateral region, each drain region, and each source region also includes
2	concurrently forming a first end region in the semiconductor substrate abutting the first
3	longitudinal end of the capacitor device body and contacting the first and second lateral
4	regions adjacent to the first longitudinal end of the capacitor device body.

16. (Currently Amended) The method of Claim 15 12 wherein the first type of dopant
material comprises N-type material and the step of forming the capacitor device body and
each first type device body includes implanting the N-type material in the areas of the
semiconductor substrate defined within each respective set of side oxide regions
corresponding to the capacitor device body and each first type device body.

8

10

17. (Previously Amended) The method of Claim 16 wherein the step of forming the first lateral region and second lateral region comprises implanting additional N-type material in areas defined between lateral sides of the capacitor device body and the first set of side oxide regions, and wherein the step of forming each drain region and each source region comprises implanting N-type material for the respective second type circuit devices.

14

15

16

17

18

19

20

21

.13

- (Previously Amended) A method for improving the frequency response of a decoupling capacitor in an integrated circuit, the decoupling capacitor including a device body analogous to the device body of a first type of transistor included in the integrated circuit and being formed using a first type impurity material, the decoupling capacitor further including first and second lateral regions analogous to the source and drain regions of a second type of transistor included in the integrated circuit chip, the method comprising the step of:
- 22 (a) adding additional first type impurity material to an area in the substrate for the
 23 decoupling capacitor device body located above a buried oxide layer of a silicon24 on-insulator integrated circuit, the additional first type impurity material resulting
 25 in a region on the substrate for the decoupling capacitor device body that is more

Page 4 of 6

- highly doped than a region on the substrate for the first type of transistor device
- 2. body.

- 4 19. Canceled
- 5 20. Canceled